Writing Testbench in Verilog Xilinx ISE 147
>> YOUR LINK HERE: ___ http://youtube.com/watch?v=AOMVV-4vDfw
Prerequisites • • HDL Development with Xilinx ISE 14.7 • A testbench is an HDL module that is used to test another module, called the device under test (DUT). The testbench contains statements to apply inputs to the DUT and, ideally, to check that the correct outputs are produced. The input and desired output patterns are called test vectors.
#############################
![](http://youtor.org/essay_main.png)