YOUR LINK HERE:
http://youtube.com/watch?v=GJAW7l6UgqE
A simple Verilog testbench and simulation example using Vivado 2016.2 for the circuit described in • Verilog Synthesis Using Vivado .