Youtor
Synthesis in Synopsys Design Vision GUI tutorial
YOUR LINK HERE:
http://youtube.com/watch?v=fmPFIP_FPcY
In this tutorial, I tell the procedure of design vision or Design compiler. • Here, I compile or Synthesize the Verilog/VHDL code with design constrain and without Design Constrain, And finally generate synthesized netlist and sdc file. • Design vision installation link.. • Installation procedure Of Synopsys Tools
#############################
