Designing a First In First Out FIFO in Verilog

>> YOUR LINK HERE: ___ http://youtube.com/watch?v=cIlwGFcDLhI